An optimised 3×3 shift and add multiplier on FPGA

Aneela Pathan, Tayab D. Memon

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Citations (Scopus)

Abstract

Shift and add is conventional multiplication technique used at most, due to its simplest architecture. This simplicity becomes the bottleneck, when its hardware implementation takes more resources, when implemented on FPGAs. Though FPGA is, taken as an efficient implementation tool, but limited resources are the design hurdle observed many times. Optimizations is the way, opt, to design large circuits, especially whole system on chip (SOC), or network on chip (NOC) on this device. So many methods of multiplier optimization are found with some modifications in conventional methods along their implementation and testability on FPGA. In this paper, implementation of fixed point finite length 3×3 unsigned integer shift and add multiplier is shown, by introducing some changes in procedure. The modified version results in less resource utilizations in terms of Lookup Tables (LUTs) and produce less delay, due to less levels of logics, compared with conventional method.

Original languageEnglish
Title of host publicationProceedings of 2017 14th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2017
EditorsMuhammad Zafar-uz-Zaman
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages346-350
Number of pages5
ISBN (Electronic)9781467390736
DOIs
Publication statusPublished - 1 Mar 2017
Externally publishedYes
Event14th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2017 - Islamabad, Pakistan
Duration: 10 Jan 201714 Jan 2017

Publication series

NameProceedings of 2017 14th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2017

Conference

Conference14th International Bhurban Conference on Applied Sciences and Technology, IBCAST 2017
Country/TerritoryPakistan
CityIslamabad
Period10/01/1714/01/17

Keywords

  • FPGA
  • Lookup Tables
  • Multiplier
  • Optimization

Fingerprint

Dive into the research topics of 'An optimised 3×3 shift and add multiplier on FPGA'. Together they form a unique fingerprint.

Cite this