Single-bit ternary FIR filter in FPGA Using canonical signed digit encoding

Tayab D. Memon, Abdullah Alhassani, Paul Beckett

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Citation (Scopus)

Abstract

Sigma-delta modulation based single-bit ternary DSP algorithms have been extensively studied in the literature. More recently, FPGA based design and analysis of ternary FIR filter with distributed arithmetic (DA) algorithm have been reported in comparison equivalent multi-bit systems. In this paper, we present the design and synthesis of single-bit ternary and multi-bit (i.e., conventional) FIR filters using a more complex but efficient encoding technique called canonical signed digit (CSD) in both pipelined and non-pipelined modes. Both filter types are coded into VHDL and synthesized using small commercial FPGA devices in Quartus-II. Synthesis results show that in pipelined mode single-bit ternary FIR filter offers approximately 90% better clock performance than multi-bit FIR filter. Single-bit ternary FIR filter achieved clock frequency of 370 MHz using Stratix-III device that can easily process a 6-MHz video signal transmission. The single-bit DSP systems are highly beneficial for mobile communication purpose.

Original languageEnglish
Title of host publicationEmerging Trends and Applications in Information Communication Technologies - Second International Multi Topic Conference, IMTIC 2012, Proceedings
Pages305-313
Number of pages9
DOIs
Publication statusPublished - 2012
Externally publishedYes
Event2nd International Multi Topic Conference, IMTIC 2012 - Jamshoro, Pakistan
Duration: 28 Mar 201230 Mar 2012

Publication series

NameCommunications in Computer and Information Science
Volume281 CCIS
ISSN (Print)1865-0929

Conference

Conference2nd International Multi Topic Conference, IMTIC 2012
Country/TerritoryPakistan
CityJamshoro
Period28/03/1230/03/12

Keywords

  • CSD Encoding
  • FPGA Implementation
  • Sigma-delta Modulation
  • Ternary FIR-like Filter
  • VHDL

Fingerprint

Dive into the research topics of 'Single-bit ternary FIR filter in FPGA Using canonical signed digit encoding'. Together they form a unique fingerprint.

Cite this